

HIGH INPUT VOLTAGE, MICROPOWER SON PACKAGED, 80mA LDO LINEAR REGULATORS

FEATURES

- 24V Maximum Input Voltage
- Low 3.2µA Quiescent Current at 80mA
- Stable With Any Capacitor (> 0.47µF)
- 80mA Specified Current
- Available in Fixed and Adjustable (1.2V to 15V) Versions
- Specified Current Limit
- $3mm \times 3mm$ and $2mm \times 2mm$ SON Packages
- -40°C to +125°C Specified Junction Temperature Range
- For MSP430-Specific Output Voltages See the TPS715xx

APPLICATIONS


- Ultralow Power Microcontrollers
- Industrial/Automotive Applications
- PDAs
- Portable, Battery-Powered Equipment

DESCRIPTION

The TPS715Axx low-dropout (LDO) voltage regulators offer the benefits of high input voltage, low-dropout voltage, low-power operation, and miniaturized packaging. The devices, which operate over an input range of 2.5V to 24V, are stable with any capacitor ($\geq 0.47\mu$ F). The high maximum input voltage combined with excellent power dissipation capability makes this part particularly well-suited to industrial and automotive applications.

A PMOS pass element behaves as a low-value resistor. The low dropout voltage, typically 670mV at 80mA of load current, is directly proportional to the load current. The low quiescent current (3.2μ A typically) is nearly constant over the entire range of output load current (0mA to 80mA).

The TPS715Axx is available in 3mm x 3mm package ideal for high power dissipation and small 2mm x 2mm package ideal for handheld and ultra-portable applications.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

TPS715Axx



SBVS047D-MAY 2004-REVISED MAY 2007

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

AVAILABLE OPTIONS⁽¹⁾

PRODUCT	V _{OUT} ⁽²⁾
TPS715A xxyyz	 XX is nominal output voltage (for example 33 = 3.3V, 01 = Adjustable) YY is Package Designator Z is Package Quantity

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Custom output voltages from 1.25V to 5.4V in 50mV increments are available on a quick-turn basis for prototyping. Production quantities are available; minimum package order quantities apply. Contact factory for details and availability.

ABSOLUTE MAXIMUM RATINGS

Over operating temperature range, unless otherwise noted.⁽¹⁾

	TPS715Axx	UNIT
V _{IN} range	-0.3 to +24	V
Peak output current	Internal	ly limited
ESD rating, HBM	2	kV
ESD rating, CDM	500	V
Continuous total power dissipation	See Power Dissip	pation Rating table
Junction temperature range, T _J	-40 to +150	٥C
Storage temperature range	-65 to +150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

POWER DISSIPATION RATING TABLE

BOARD	PACKAGE	R _{θJA} °C/W	DERATING FACTOR ABOVE T _A = +25°C	T _A ≤ 25°C POWER RATING	T _A = +70°C POWER RATING	T _A = +85°C POWER RATING
High-K ⁽¹⁾	DRB	40	25.0mW/°C	2.50W	1.38W	1.00W
High-K ⁽¹⁾	DRV	65	15.4mW/°C	1.54W	0.85W	0.62W

(1) The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch × 3 inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.


SBVS047D-MAY 2004-REVISED MAY 2007

ELECTRICAL CHARACTERISTICS

Over operating junction temperature range (T_J = -40° C to $+125^{\circ}$ C), V_{IN} = V_{OUT(NOM)} + 1V, I_{OUT} = 1mA, C_{OUT} = 1 μ F, unless otherwise noted. The TPS715A01 is tested with V_{OUT} = 2.8V. Typical values are at T_J = $+25^{\circ}$ C.

				TPS715Axx		
PARAMETER		TEST CONDITIONS	MIN	MIN TYP MA		X UNIT
Input voltage ⁽¹⁾	M	I _{OUT} = 10mA	2.5		24	v
	V _{IN}	I _{OUT} = 80mA	3		24	v
Voltage range (TPS715A01)	V _{OUT}		1.2		15	V
Output voltage accuracy ⁽¹⁾	TPS715A01	$\label{eq:VOUT} \begin{array}{l} V_{OUT} + 1.0V \leq V_{IN} \leq 24V, \\ 1.2V \leq V_{OUT} \leq 15V, \ 0 \leq I_{OUT} \leq 80 \text{mA} \end{array}$	0.96 × V _{OUT(nom)}	V _{OUT(nom)}	1.04 imes V _{OUT(nom)}	
	TPS715A33	$4.3V < V_{IN} < 24V, 0 \le I_{OUT} \le 80mA$	3.135	3.3	3.465	
Output voltage line regulation ⁽¹⁾	$\Delta V_{OUT} / \Delta V_{IN}$	V_{OUT} + 1V < $V_{IN} \le 24V$		20	60	mV
Load regulation	$\Delta V_{OUT} / \Delta I_{OUT}$	I _{OUT} = 100μA to 80mA		35		mV
Dropout voltage $V_{IN} = V_{OUT(NOM)} - 0.1V$	V _{DO}	I _{OUT} = 80mA		670	1120	mV
Output current limit	I _{CL}	$V_{OUT} = 0V$	160		1100	mA
		$T_J = -40^{\circ}C$ to +85°C, 0mA $\leq I_{OUT} \leq 80$ mA		3.2	4.2	
Ground pin current	I _{GND}	$0mA \le I_{OUT} \le 80mA$		3.2	4.8	μA
		V_{IN} = 24V, 0mA $\leq I_{OUT} \leq 80$ mA			5.8	
Power-supply ripple rejection	PSRR	f = 100kHz, C _{OUT} = 10μF		60		dB
Output noise voltage	V _{IN}	$\begin{array}{l} BW = 200 \text{Hz to } 100 \text{kHz}, \\ C_{OUT} = 10 \mu\text{F}, \ \text{I}_{OUT} = 50 \text{mA} \end{array}$		575		μVrms

(1) Minimum $V_{IN} = V_{OUT} + V_{DO}$, or the value shown for Input voltage, whichever is greater.




TPS715Axx							
	DRB		DRV		DRB DRV		
NAME	FIXED	ADJ.	FIXED	ADJ.	DESCRIPTION		
FB		5		4	Adjustable version. This terminal is used to set the output voltage.		
GND	4, Pad	4, Pad	3, Pad	3, Pad	Ground		
NC	2, 3, 5, 6, 7	2, 3, 6, 7	2, 4, 5	2, 5	No connection. May be left open or tied to Ground for improved thermal performance.		
IN	1	1	1	1	Unregulated input voltage.		
OUT	8	8	6	6	Regulated output voltage, any output capacitor $\ge 0.47\mu$ F can be used for stability.		

TEXAS INSTRUMENTS www.ti.com

SBVS047D-MAY 2004-REVISED MAY 2007


TYPICAL CHARACTERISTICS






SBVS047D-MAY 2004-REVISED MAY 2007

TYPICAL CHARACTERISTICS (continued)















Figure 11.



APPLICATION INFORMATION

The TPS715Axx family of LDO regulators has been optimized for ultra low-power applications such as the MSP430 microcontroller. Its ultralow supply current maximizes efficiency at light loads, and its high input voltage range makes it suitable for supplies such as unconditioned solar panels.




Figure 14. Typical Application Circuit (Fixed Voltage Version)

External Capacitor Requirements

Although not required, a 0.047µF or larger input bypass capacitor, connected between IN and GND and located close to the device, is recommended to improve transient response and noise rejection of the power supply as a whole. A higher-value input capacitor may be necessary if large, fast-rise-time load transients are anticipated and if the device is located several inches from the power source.

The TPS715Axx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. Any capacitor (including ceramic and tantalum) that is $\geq 0.47 \mu$ F properly stabilizes this loop.

Power Dissipation and Junction Temperature

To ensure reliable operation, worst-case junction temperature should not exceed +150°C. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_{D} , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using Equation 1:

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \frac{\mathsf{T}_{\mathsf{J}}\mathsf{max} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}}} \tag{1}$$

where:

T_Jmax is the maximum allowable junction temperature.

 $R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package (see the Power Dissipation Rating table).

 T_A is the ambient temperature.

The regulator dissipation is calculated using Equation 2:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}\right) \times \mathsf{I}_{\mathsf{OUT}}$$

Power dissipation resulting from quiescent current is negligible.

Regulator Protection

The TPS715Axx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS715Axx features internal current limiting. During normal operation, the TPS715Axx limits output current to approximately 500mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. Take care not to exceed the power dissipation ratings of the package.

(2)

SBVS047D-MAY 2004-REVISED MAY 2007

APPLICATION INFORMATION (continued)

Programming the TPS715A01 Adjustable LDO Regulator

The output voltage of the TPS715A01 adjustable regulator is programmed using an external resistor divider as shown in Figure 15. The output voltage is calculated using Equation 3:


$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

where:

 $V_{REF} = 1.205V$ typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 1.5μ A divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistor values should be avoided as leakage current into/out of FB across R1/R2 creates an offset voltage that artificially increases/decreases the feedback voltage and thus erroneously decreases/increases V_o. The recommended design procedure is to choose R2 = $1M\Omega$ to set the divider current at 1.5μ A, and then calculate R1 using Equation 4:

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2$$



OUTPUT VOLTAGE
PROGRAMMING GUIDE

TEXAS STRUMENTS www.ti.com

(3)

(4)

OUTPUT VOLTAGE	R1	R2		
1.8 V	392 MΩ	806 kΩ		
2.8 V	1.07 MΩ	806 kΩ		
5.0 V	2.55 MΩ	806 kΩ		

Figure 15. TPS715A01 Adjustable LDO Regulator Programming

8

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS715A01DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS715A01DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS715A01DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS715A01DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS715A33DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS715A33DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS715A33DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS715A33DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS715A33DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS715A33DRVRG4	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS715A33DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS715A33DRVTG4	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS715A01DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A01DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A33DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A33DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A33DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A33DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2



PACKAGE MATERIALS INFORMATION


11-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS715A01DRBR	SON	DRB	8	3000	346.0	346.0	29.0
TPS715A01DRBT	SON	DRB	8	250	190.5	212.7	31.8
TPS715A33DRBR	SON	DRB	8	3000	346.0	346.0	29.0
TPS715A33DRBT	SON	DRB	8	250	190.5	212.7	31.8
TPS715A33DRVR	SON	DRV	6	3000	195.0	200.0	45.0
TPS715A33DRVT	SON	DRV	6	250	195.0	200.0	45.0

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

DRB (S-PDSO-N8)

C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

A Metalized features are supplier options and may not be on the package.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRB (S-VSON-N8)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



MECHANICAL DATA





C. Small Outline No-Lead (SON) package configuration.

DRV (S-PDSO-N6)

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.






NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRV (S-PDSO-N6)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated